W. L. Mao, T. H. Su, J. Sheen and W. H. Liu, “Design and Implementation of Narrowband Interference Canceller in GPS Receiver using FFT Technique”, Far East Journal of Electronics and Communications, vol. 2, no. 3, pp. 195-213, 2008.
 M. R. Mosavi, M. Pashaian, M. J. Rezaei and K. Mohammadi, “Jamming Mitigation in GPS Receivers using Wavelet Packet Coefficients Thresholding”, IET Signal Processing, vol.9, no.5, pp.457-464, 2015.
 M. R. Mosavi, M.J. Rezaei, M. Pashaian and M. Salamat, “A Fast and Accurate Anti-Jamming System based on Wavelet Packet Transform for GPS Receivers”, Journal of GPS Solutions, 2016, DOI:10.1007/s10291-016-0535-z.
 N. Kim, Interference Effects on GPS Receivers in Weak Signal Environments, Master’s Thesis, University of Calgary, 2006.
 P. T. Capozza, B. J. Holland, T. M. Hopkinson and R. L. Landrau, “A Single-Chip Narrow-Band Frequency-Domain Excisor for a Global Positioning System (GPS) Receiver”, IEEE Journal of Solid-State Circuits, vol. 35, no. 3, pp. 401-411, 2000.
 M. R. Zahabi, Analog Approaches in Digital Receivers, Ph.D. Dissertation, University of Limoges, Limoges, France, 2008.
 H. A. Loeliger, F. Lustenberger, M. Helfenstein, and F. Tarkoy, “Probability Propagation and Decoding in Analog VLSI”, IEEE Trans. Inf. Theory, vol. 47, no. 2, pp. 837-843, 2001.
 S. Hemati and A. H. Banihashemi, “Full CMOS Min-Sum Analog Iterative Decoder”, In Proceedings of the 2003 IEEE International Symposium on Information Theory, Yokohama, Japan, June 29-July 4, 2003.
 C. Winstead, N. Nguyen, V. C. Gaudet, and C. Schlegel, “Low-Voltage CMOS Circuits for Analog Iterative Decoders”, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 4, pp. 829-841, 2006.
 S. Hemati, A. H. Banihashemi and C. Plett, “A 0.18m CMOS Analog Min-Sum Decoder for a (32,8) Low-Density Parity-Check (LDPC) Code”, IEEE Journal Solid-State Circuits, vol. 41, no. 11, pp. 2531-2540, 2006.
 Y. W. Lin, H. Y. Liu and C. Y. Lee, “A 1 GS/s FFT/IFFT Processor for UWB Applications”, IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1726-1735, 2005.
 S. N. Tang, J. W. Tsai and T. Y. Chang, “A 2.4-GS/s FFT Processor for OFDM-Based WPAN Applications”, IEEE Trans. on Circuits and Systems-II: Express Briefs, vol. 57, no. 6, pp. 451-455, 2010.
 T. Cho and H. Lee, “A High-Speed Low-Complexity Modified Radix-2 FFT Processor for High Rate WPAN Applications”, IEEE Trans. on VLSI Systems, vol. 21, no. 1, pp. 1-5, 2011.
 M. Lehne and S. Raman, “An Analog/Mixed-Signal FFT Processor for Wideband OFDM Systems”, In Proc. IEEE Sarnoff Symposium, 2006.
 M. Lehne and S. Raman, “A Prototype Analog/Mixed-Signal Fast Fourier Transform Processor IC for OFDM Receivers”, In Proc. IEEE Radio Wireless Symposium, 2008.
 N. Sadeghi, V. C. Gaudet and Ch. Schlegel, “Analog DFT Processors for OFDM Receivers: Circuit Mismatch and System Performance Analysis”, IEEE Transactions on Circuits and Systems. I, Reg. Papers, vol. 56, no. 9, pp. 2123-2131, 2009.
 S. K. Kanigere, Analysis and Implementation of Current Mode Analog Fast Fourier Transform, Ph.D. Thesis, University of Texas at Dallas, 2010.
 S. K. Kim, G. M. Park and J. S. Cha, “0.35-μm CMOS-process-based Voltage-to-current Converter Design for an Analog OFDM Device”, Journal of the Korean Physical Society, vol. 55, no. 1, pp. 336-340, 2009.
 M. C. Ozkilic1, S. Minaei and S. Turkoz, “A Current-Mode Sample-And-Hold Circuit with High Accuracy”, 9th International Symposium on Signal Processing and Its Applications, March, 2007.
 M. Wan, W. Liao, K. Dai and X. Zou, “A Nonlinearity-Compensated All-MOS Voltage-to-Current Converter”, IEEE Transactions on Circuits and Systems-II: Express Briefs, vol. 63, no. 2, pp. 156-160, 2016.
 G. Cen，Y. Suying and G. Jing, “20 MHz Switched-Current Sample-and-Hold Circuit with Low Charge Injection”, Trans. Tianjin Univ, vol. 19, no. 1, pp. 47-52, 2013.